## BF1100; BF1100R

## Dual-gate MOS-FETs

Rev. 02 - 13 November 2007

## IMPORTANT NOTICE

Dear customer,
As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details.
In data sheets where the previous Philips references remain, please use the new links as shown below.
http://www.philips.semiconductors.com use http://www.nxp.com
http://www.semiconductors.philips.com use http://www.nxp.com (Internet)
sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (email)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)

- © Koninklijke Philips Electronics N.V. (year). All rights reserved is replaced with:
- © NXP B.V. (year). All rights reserved. -

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding,

NXP Semiconductors

## FEATURES

- Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.


## APPLICATIONS

- VHF and UHF applications such as television tuners and professional communications equipment.


## DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The transistor consists of an amplifier MOS-FET with source
and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

## CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | $\mathrm{~s}, \mathrm{~b}$ | source |
| 2 | d | drain |
| 3 | $\mathrm{~g}_{2}$ | gate 2 |
| 4 | $\mathrm{~g}_{1}$ | gate 1 |



Top view
MAM125-1

$\mathrm{s}, \mathrm{b}$

BF1100R marking code: \%MZ.
Fig. 2 Simplified outline (SOT143R) and symbol.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DS}}$ | drain-source voltage |  | - | - | 14 | V |
| $\mathrm{I}_{\mathrm{D}}$ | drain current |  | - | - | 30 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation |  | - | - | 200 | mW |
| $\mathrm{~T}_{\mathrm{j}}$ | operating junction temperature |  | - | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{y}_{\mathrm{fs}} \mid$ | forward transfer admittance |  | 24 | 28 | 33 | mS |
| $\mathrm{C}_{\text {ig1-s }}$ | input capacitance at gate 1 |  | - | 2.2 | 2.6 | pF |
| $\mathrm{C}_{\mathrm{rs}}$ | reverse transfer capacitance | $\mathrm{f}=1 \mathrm{MHz}$ | - | 25 | 35 | fF |
| F | noise figure | $\mathrm{f}=800 \mathrm{MHz}$ | - | 2 | - | dB |

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DS}}$ | drain-source voltage |  | - | 14 | V |
| $\mathrm{I}_{\mathrm{D}}$ | drain current |  | - | 30 | mA |
| $\mathrm{I}_{\mathrm{G} 1}$ | gate 1 current |  | - | $\pm 10$ | mA |
| $\mathrm{I}_{\mathrm{G} 2}$ | gate 2 current |  | - | $\pm 10$ | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation BF1100 BF1100R | see Fig. 3 <br> up to $\mathrm{T}_{\text {amb }}=50^{\circ} \mathrm{C}$; note 1 <br> up to $\mathrm{T}_{\mathrm{amb}}=40^{\circ} \mathrm{C}$; note 1 | - | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | operating junction temperature |  | - | +150 | ${ }^{\circ} \mathrm{C}$ |

## Note

1. Device mounted on a printed-circuit board.


Fig. 3 Power derating curves.


Fig. 4 Forward transfer admittance as a function of junction temperature; typical values.

## Dual-gate MOS-FETs

BF1100; BF1100R

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $R_{\text {th } j-a}$ | thermal resistance from junction to ambient | note 1 |  |  |
|  | BF1100 |  | 500 | K/W |
|  | BF1100R |  | 550 | K/W |
| $R_{\text {th } j-s}$ | thermal resistance from junction to soldering point | note 2 |  |  |
|  | BF1100 | $T_{s}=92^{\circ} \mathrm{C}$ | 290 | K/W |
|  | BF1100R | $T_{s}=78^{\circ} \mathrm{C}$ | 360 | K/W |

## Notes

1. Device mounted on a printed-circuit board.
2. $\mathrm{T}_{\mathrm{s}}$ is the temperature at the soldering point of the source lead.

## STATIC CHARACTERISTICS

$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(BR)G1-SS }}$ | gate 1-source breakdown voltage | $\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=\mathrm{V}_{\mathrm{DS}}=0 ; \mathrm{I}_{\mathrm{G} 1-\mathrm{S}}=1 \mathrm{~mA}$ | 13.2 | 20 | V |
| $\mathrm{V}_{\text {(BR)G2-SS }}$ | gate 2-source breakdown voltage | $\mathrm{V}_{\mathrm{G} 1-\mathrm{S}}=\mathrm{V}_{\mathrm{DS}}=0 ; \mathrm{I}_{\mathrm{G} 2-\mathrm{S}}=1 \mathrm{~mA}$ | 13.2 | 20 | V |
| $\mathrm{V}_{\text {(F)S-G1 }}$ | forward source-gate 1 voltage | $\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=\mathrm{V}_{\mathrm{DS}}=0 ; \mathrm{I}_{\mathrm{S}-\mathrm{G} 1}=10 \mathrm{~mA}$ | 0.5 | 1.5 | V |
| $\mathrm{V}_{\text {(F)S-G2 }}$ | forward source-gate 2 voltage | $\mathrm{V}_{\mathrm{G} 1-\mathrm{S}}=\mathrm{V}_{\mathrm{DS}}=0 ; \mathrm{I}_{\mathrm{S}-\mathrm{G} 2}=10 \mathrm{~mA}$ | 0.5 | 1.5 | V |
| $\mathrm{V}_{\mathrm{G1-S}(\mathrm{th})}$ | gate 1-source threshold voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{D}}=20 \mu \mathrm{~A} \end{aligned}$ | 0.3 | 1 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{D}}=20 \mu \mathrm{~A} \end{aligned}$ | 0.3 | 1 | V |
| $\mathrm{V}_{\mathrm{G} 2-\mathrm{S}(\mathrm{th})}$ | gate 2-source threshold voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{G} 1-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{D}}=20 \mu \mathrm{~A} \end{aligned}$ | 0.3 | 1.2 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{G} 1-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{D}}=20 \mu \mathrm{~A} \end{aligned}$ | 0.3 | 1.2 | V |
| $\mathrm{I}_{\text {DSX }}$ | drain-source current | $\begin{aligned} & \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{G} 1}=180 \mathrm{k} \Omega ; \text { note } 1 \end{aligned}$ | 8 | 13 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{G} 1}=250 \mathrm{k} \Omega ; \text { note } 2 \end{aligned}$ | 8 | 13 | mA |
| $\mathrm{I}_{\mathrm{G} 1-\mathrm{SS}}$ | gate 1 cut-off current | $\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=\mathrm{V}_{\mathrm{DS}}=0 ; \mathrm{V}_{\mathrm{G} 1-\mathrm{S}}=12 \mathrm{~V}$ | - | 50 | nA |
| $\mathrm{I}_{\mathrm{G} 2 \text {-SS }}$ | gate 2 cut-off current | $\mathrm{V}_{\mathrm{G} 1-\mathrm{S}}=\mathrm{V}_{\mathrm{DS}}=0 ; \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=12 \mathrm{~V}$ | - | 50 | nA |

## Notes

1. $\mathrm{R}_{\mathrm{G} 1}$ connects gate 1 to $\mathrm{V}_{\mathrm{GG}}=9 \mathrm{~V}$; see Fig.27.
2. $R_{G 1}$ connects gate 1 to $V_{G G}=12 \mathrm{~V}$; see Fig.27.

## Dual-gate MOS-FETs

## DYNAMIC CHARACTERISTICS

Common source; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$; $\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|y_{\text {fs }}\right\|$ | forward transfer admittance | $\begin{gathered} \hline \text { pulsed; } \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{DS}}=9 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ | $\begin{aligned} & 33 \\ & 33 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{mS} \\ \mathrm{mS} \\ \hline \end{array}$ |
| $\mathrm{C}_{\text {ig1-s }}$ | input capacitance at gate 1 | $\begin{gathered} \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DS}}=9 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 2.2 \\ & 2.2 \end{aligned}$ | $2.6$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| $\mathrm{C}_{\text {ig2-s }}$ | input capacitance at gate 2 | $\begin{gathered} \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DS}}=9 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 1.6 \\ & 1.4 \end{aligned}$ | $\left.\right\|_{-} ^{-}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| Cos | drain-source capacitance | $\begin{gathered} \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DS}}=9 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V} \end{gathered}$ | \|- | $\begin{array}{\|l} 1.4 \\ 1.1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1.8 \\ 1.5 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| $\mathrm{Crs}^{\text {r }}$ | reverse transfer capacitance | $\begin{gathered} \mathrm{f}=1 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DS}}=9 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{fF} \\ & \mathrm{fF} \end{aligned}$ |
| F | noise figure | $\begin{aligned} & f=800 \mathrm{MHz} ; \mathrm{G}_{\mathrm{S}}=\mathrm{G}_{\text {Sopt }} ; \mathrm{B}_{\mathrm{S}}=\mathrm{B}_{\text {Sopt }} \\ & \mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DS}}=12 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |


$\mathrm{f}=50 \mathrm{MHz}$.
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 5 Gain reduction as a function of the AGC voltage; typical values.

(1) $\mathrm{R}_{\mathrm{G}}=250 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{GG}}=12 \mathrm{~V}$
(2) $\mathrm{R}_{\mathrm{G}}=180 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{GG}}=9 \mathrm{~V}$
$\mathrm{f}_{\mathrm{w}}=50 \mathrm{MHz} ; \mathrm{f}_{\text {unw }}=60 \mathrm{MHz} ; \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$.
Fig. 6 Unwanted voltage for $1 \%$ cross-modulation as a function of gain reduction; typical values; see Fig.27.

## Dual-gate MOS-FETs


$\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$.
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 7 Output characteristics; typical values.


## $V_{D S}=9$ to 12 V . <br> $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.

Fig. 9 Gate 1 current as a function of gate 1 voltage; typical values.

$V_{D S}=9$ to 12 V .
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 8 Transfer characteristics; typical values.

$V_{D S}=9$ to 12 V .
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 10 Forward transfer admittance as a function of drain current; typical values.

$\mathrm{V}_{\mathrm{DS}}=9$ to 12 V .
$\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$.
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 11 Drain current as a function of gate 1 current; typical values.

$\mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$.
$R_{G 1}=180 \mathrm{k} \Omega$ (connected to $\mathrm{V}_{\mathrm{GG}}$ ); $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 13 Drain current as a function of gate 1 voltage $\left(=\mathrm{V}_{\mathrm{GG}}\right)$; typical values; see Fig.27.

$\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$.
$\mathrm{R}_{\mathrm{G} 1}$ connected to $\mathrm{V}_{\mathrm{GG}}$.
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 12 Drain current as a function of gate 1 supply voltage ( $=\mathrm{V}_{\mathrm{GG}}$ ) and drain supply voltage; typical values; see Fig.27.


## $\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$.

$\mathrm{R}_{\mathrm{G} 1}=250 \mathrm{k} \Omega$ (connected to $\mathrm{V}_{\mathrm{GG}}$ ); $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 14 Drain current as a function of gate 1 voltage; $\left(=\mathrm{V}_{\mathrm{GG}}\right)$; typical values; see Fig.27.

$\mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V}$.
$\mathrm{R}_{\mathrm{G} 1}=180 \mathrm{k} \Omega$ (connected to $\mathrm{V}_{\mathrm{GG}}$ ).
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 15 Gate 1 current as a function of gate 2 voltage; typical values.

$V_{D S}=9 \mathrm{~V}$.
$\mathrm{R}_{\mathrm{G} 1}=180 \mathrm{k} \Omega$ (connected to $\mathrm{V}_{\mathrm{GG}}$ ).
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 17 Drain current as a function of the gate 2 voltage; typical values; see Fig. 27.

$\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V}$.
$R_{G 1}=250 \mathrm{k} \Omega$ (connected to $\mathrm{V}_{\mathrm{GG}}$ ).
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 16 Gate 1 current as a function of gate 2 voltage; typical values.

$V_{D S}=12 \mathrm{~V}$.
$\mathrm{R}_{\mathrm{G} 1}=250 \mathrm{k} \Omega$ (connected to $\mathrm{V}_{\mathrm{GG}}$ ).
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$.
Fig. 18 Drain current as a function of the gate 2 voltage; typical values; see Fig.27.


$\mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2}=4 \mathrm{~V}$.
$\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
Fig. 20 Reverse transfer admittance and phase as a function of frequency; typical values.


## Dual-gate MOS-FETs



Fig. 23 Input admittance as a function of frequency; typical values.

$\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2}=4 \mathrm{~V}$.
$\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA} ; \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$.
Fig. 25 Forward transfer admittance and phase as a function of frequency; typical values.

$\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2}=4 \mathrm{~V}$.
$I_{D}=10 \mathrm{~mA} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
Fig. 24 Reverse transfer admittance and phase as a function of frequency; typical values.



For $\mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=180 \mathrm{k} \Omega$.
For $\mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=250 \mathrm{k} \Omega$.

Fig. 27 Cross-modulation test set-up.

Dual-gate MOS-FETs
BF1100; BF1100R

Table 1 Scattering parameters: $\mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V}$; $\mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V}$; $\mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$

| $\mathbf{f}$ <br> (MHz) | $\mathbf{s}_{\mathbf{1 1}}$ |  | $\mathbf{s}_{\mathbf{2 1}}$ |  | $\mathbf{s}_{\mathbf{1 2}}$ |  | $\mathbf{s}_{\mathbf{2 2}}$ |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MAGITUDE <br> (ratio) | ANGLE <br> (deg) | MAGNITUDE <br> (ratio) | ANGLE <br> (deg) | MAGNITUDE <br> (ratio) | ANGLE <br> (deg) | MAGNITUDE <br> (ratio) | ANGLE <br> (deg) |
| 50 | 0.986 | -3.6 | 2.528 | 174.4 | 0.001 | 63.7 | 1.000 | -2.0 |
| 100 | 0.983 | -7.4 | 2.531 | 169.8 | 0.001 | 80.7 | 1.000 | -4.2 |
| 200 | 0.974 | -14.7 | 2.490 | 159.5 | 0.002 | 81.0 | 0.996 | -8.1 |
| 300 | 0.960 | -21.8 | 2.446 | 149.8 | 0.002 | 80.3 | 0.994 | -11.9 |
| 400 | 0.953 | -28.7 | 2.412 | 139.8 | 0.003 | 76.3 | 0.992 | -15.7 |
| 500 | 0.933 | -35.4 | 2.341 | 130.1 | 0.003 | 76.5 | 0.987 | -19.4 |
| 600 | 0.915 | -42.0 | 2.283 | 120.4 | 0.004 | 79.0 | 0.984 | -23.0 |
| 700 | 0.895 | -47.9 | 2.205 | 111.6 | 0.003 | 81.5 | 0.981 | -26.7 |
| 800 | 0.880 | -53.5 | 2.146 | 102.9 | 0.003 | 90.8 | 0.978 | -30.3 |
| 900 | 0.864 | -59.6 | 2.087 | 93.4 | 0.003 | 106.6 | 0.974 | -33.9 |
| 1000 | 0.839 | -65.0 | 1.998 | 84.4 | 0.003 | 135.4 | 0.971 | -37.6 |

Table 2 Noise data: $\mathrm{V}_{\mathrm{DS}}=9 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$

| $\begin{gathered} f \\ (\mathrm{MHz}) \end{gathered}$ | $\begin{aligned} & F_{\min } \\ & (\mathrm{dB}) \end{aligned}$ | $\Gamma_{\text {opt }}$ |  | $\mathrm{r}_{\mathrm{n}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (ratio) | (deg) |  |
| 800 | 2.00 | 0.67 | 43.9 | 0.89 |

Table 3 Scattering parameters: $\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$

| $\mathbf{f}$ <br> (MHz) | $\mathbf{s}_{\mathbf{1 1}}$ |  | $\mathbf{s}_{\mathbf{2 1}}$ |  | $\mathbf{s}_{\mathbf{1 2}}$ |  | $\mathbf{s}_{\mathbf{2 2}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MAGITUDE <br> (ratio) | ANGLE <br> (deg) | MAGNITUDE <br> (ratio) | ANGLE <br> (deg) | MAGNITUDE <br> (ratio) | ANGLE <br> (deg) | MAGNITUDE <br> (ratio) | ANGLE <br> (deg) |
| 50 | 0.986 | -3.7 | 2.478 | 174.7 | 0.001 | 72.2 | 1.000 | -1.6 |
| 100 | 0.984 | -7.4 | 2.480 | 170.3 | 0.001 | 80.9 | 1.000 | -3.5 |
| 200 | 0.974 | -14.6 | 2.440 | 160.6 | 0.002 | 82.7 | 0.997 | -6.6 |
| 300 | 0.960 | -21.8 | 2.400 | 151.4 | 0.002 | 79.9 | 0.996 | -9.7 |
| 400 | 0.953 | -28.7 | 2.371 | 141.9 | 0.003 | 77.7 | 0.994 | -12.8 |
| 500 | 0.933 | -35.3 | 2.306 | 132.7 | 0.003 | 77.1 | 0.991 | -15.8 |
| 600 | 0.915 | -41.9 | 2.255 | 123.6 | 0.004 | 77.1 | 0.989 | -18.7 |
| 700 | 0.894 | -47.8 | 2.183 | 115.3 | 0.004 | 79.3 | 0.986 | -21.7 |
| 800 | 0.879 | -53.5 | 2.131 | 107.2 | 0.003 | 83.9 | 0.984 | -24.6 |
| 900 | 0.863 | -59.5 | 2.080 | 98.2 | 0.003 | 95.1 | 0.982 | -27.5 |
| 1000 | 0.838 | -65.0 | 1.999 | 89.7 | 0.003 | 115.8 | 0.980 | -30.4 |

Table 4 Noise data: $\mathrm{V}_{\mathrm{DS}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{G} 2-\mathrm{S}}=4 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$

| $\mathbf{f}$ <br> $\mathbf{( M H z})$ | $\mathbf{F}_{\text {min }}$ <br> $(\mathbf{d B})$ | $\Gamma_{\text {opt }}$ |  | $\mathbf{r}_{\mathbf{n}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | 2.00 | (ratio) | (deg) |  |
| 800 | 0.66 | 43.3 |  |  |

## PACKAGE OUTLINES



Dimensions in mm.

Fig. 28 SOT143.


## Legal information

## Data sheet status

| Document status $[1][2]$ | Product status[] | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

## Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

## Disclaimers

General - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.
Terms and conditions of sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.
No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

## Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Contact information

Revision history

| Revision history |  |  |  |  |
| :--- | :---: | :--- | :--- | :--- |
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| BF1100_N_2 | 20071113 | Product data sheet | - | BF1100_1 |
| Modifications: | • Fig. 1 and 2 | on page 2; Figure note changed |  |  |
| BF1100_1 | 19950425 | Product specification | - | - |

